CLAIMS

ļ	1	A system for electrically isolating a portion of a wafer comprising		
2		a first wafer,		
3		a first conductor formed at least partially through said first wafer,		
4		a first conductor insulating layer formed at least partially through said first		
5	wafer, said fir	st conductor insulating layer engaging said first conductor and disposed		
6	between said first conductor and material of said first wafer, said first conductor insulating			
7	layer being formed of dielectric material, and			
8		a first outer insulating layer formed at least partially through said first wafer		
9	and spaced fr	om said first conductor insulating layer, said first outer insulating layer being		
o	formed of die	electric material		
i	2	The system of claim 1, further comprising.		
2		a second outer insulating layer formed at least partially through said first wafer		
3	and spaced fi	om said first outer insulating layer such that said first outer insulating layer is		
4	arranged between said second outer insulating layer and said first conductor insulating layer,			
5	said second of	outer insulating layer being formed of dielectric material		

3	The system	of claim	1,	fürther	comprising
---	------------	----------	----	---------	------------

į

2

3

4

- a second conductor formed at least partially through said first wafer, said second conductor being arranged within an area at least partially bounded by said first outer insulating layer, and
- a second conductor insulating layer formed at least partially through said first 5 wafer, said second conductor insulating layer engaging said second conductor and disposed 6 between said second conductor and material of said first wafer, said second conductor 7 insulating layer being formed of dielectric material 8
- The system of claim 1, further comprising. ì
- a second wafer at least partially overlying said first wafer, 2
- a first conductor formed at least partially through said second wafer, 3
- a first conductor insulating layer formed at least partially through said second 4 wafer, said first conductor insulating layer of said second wafer engaging said first conductor
- of said second wafer and disposed between said first conductor of said second wafer and 6
- material of said second wafer, said first conductor insulating layer of said second wafer being 7
- formed of dielectric material, and 8
- a first outer insulating layer formed at least partially through said second wafer I
- and spaced from said first conductor insulating layer of said second wafer, said first outer 2
- insulating layer of said second wafer being formed of dielectric material, 3
- said first conductor of said second wafer electrically communicating with said
- first conductor of said first wafer 5

The system of claim 1, wherein said first wafer has a first side and an 5 ı opposing second side, and wherein said first conductor extends through said first wafer from 2 said first side to said second side 3

- The system of claim 6. further comprising. 6
- a second outer insulating layer formed at least partially through said first wafer 2 and spaced from said first outer insulating layer such that said first outer insulating layer is 3 arranged between said second outer insulating layer and said first conductor insulating layer, 4 said second outer insulating layer being formed of dielectric material 5
- The system of claim 6, further comprising. 7. 6

i

7

8

9

10

 Π

12

13

- a second conductor extending through said first wafer from said first side to said second side, said second conductor being arranged within an area at least partially bounded by said first outer insulating layer, and
- a second conductor insulating layer formed at least partially through said first wafer, said second conductor insulating layer engaging said second conductor and disposed between said second conductor and material of said first wafer, said second conductor insulating layer being formed of dielectric material
- The system of claim 1, wherein said first wafer has a first side, a second side 8 opposing said first side, and a sidewall extending between said first side and said second side, 2 wherein said first conductor extends through said first wafer from said first side to said second side, and wherein said first outer insulating layer intersects said sidewall 4
- The system of claim 9, wherein said sidewall defines an outer periphery of 9 ì said first wafer 2

		HP DOCK	St 140": 10000100
l	. 10	The system of claim 9, further comprising	
2		a second wafer at least partially overlying said first wafer,	
3		a first conductor formed at least partially through said second wa	fer.
ţ		a first conductor insulating layer formed at least partially through	said second
5	wafer, said fir	rst conductor insulating layer of said second wafer engaging said f	irst conductor
>	of said second	d wafer and disposed between said first conductor of said second v	vafer and
7	material of sai	aid second wafer, said first conductor insulating layer of said secon	d wafer being
}	formed of die	electric material, and	
l		a first outer insulating layer formed at least partially through said	second wafer
2	and spaced fro	om said first conductor insulating layer of said second wafer, said	first outer
3	insulating laye	ver of said second wafer being formed of dielectric material,	

said first conductor of said second wafer electrically communicating with said first conductor of said first wafer

The system of claim 10, wherein said second wafer has a first side, a second side opposing said first side, and a sidewall extending between said first side and said second side, wherein said first conductor of said second wafer extends through said second wafer from said first side to said second side, and wherein said first outer insulating layer of said second wafer intersects said sidewall of said second wafer

1	12	A method for electrically isolating a portion of a wafer comprising
2		providing a first wafer,
3		forming a first conductor at least partially through the first wafer,
4		disposing first dielectric material between the first conductor and material of
5	the first wafe	r, and
6		at least partially surrounding the first conductor and the first dielectric material
7	with second of	lielectric material, the second dielectric material being spaced from the first
8	dielectric ma	terial such that a first portion of the material of the first wafer is arranged
9	between the f	first dielectric material and the second dielectric material and a second portion of
10	the material o	of the first wafer is arranged outside an outer periphery of the second dielectric
11	material	
j	13	The method of claim 12, wherein the first wafer has a first side and an
2	opposing sec	ond side, and the first conductor extends through the first wafer from the first
3	side to the se	cond side, and further comprising
4		forming a second conductor through the first wafer from the first side to the
5	second side,	the second conductor being arranged between the first dielectric material and the
6	second diele	ctric material
1	14	The method of claim 13, further comprising.
2	-	at least partially surrounding the second dielectric material with third dielectric
3	material, the	third dielectric material being spaced from the second dielectric material

15	The method	of claim	14,	further	comprising
----	------------	----------	-----	---------	------------

dicing the first wafer to form a first die assembly and a second die assembly,

the first die assembly including the first conductor, the first dielectric material and a first

portion of the second dielectric material, the second die assembly including the second

conductor and a second portion of the second dielectric material

The method of claim 13, further comprising providing a second wafer,

ì

- forming a first conductor at least partially through the second wafer,
 - disposing first dielectric material between the first conductor and material of the second wafer, and
 - at least partially surrounding the first conductor and the first dielectric material of the second wafer with second dielectric material, the second dielectric material of the second wafer being spaced from the first dielectric material of the second wafer such that a first portion of the material of the second wafer is arranged between the first dielectric material and the second dielectric material of the second wafer and a second portion of the material of the second wafer is arranged outside an outer periphery of the second dielectric material of the second wafer, and
 - arranging the second wafer and the first wafer such that the first conductor of the first wafer and the first conductor of the second wafer electrically communicate with each other

17 The method of claim 16, wherein the second wafer has a first side and an opposing second side, and the first conductor of the second wafer extends through the second wafer from the first side to the second side, and further comprising:

‡

i

forming a second conductor through the second wafer from the first side to the second side, the second conductor of the second wafer being arranged between the first dielectric material and the second dielectric material of the second wafer

The method of claim 17, wherein the first wafer includes a second conductor formed through the first wafer from the first side to the second side, the second conductor of the first wafer being arranged between the first dielectric material and the second dielectric material of the first wafer, and the first wafer and the second wafer are bonded together to form a wafer stack, and further comprising.

dicing the wafer stack to form a first die assembly and a second die assembly, the first die assembly including the first conductor of the first wafer, the first dielectric material of the first wafer, the first conductor of the second wafer, the first dielectric material of the second wafer, a first portion of the second dielectric material of the first wafer, and a first portion of the second dielectric material of the second wafer,

the second die assembly including the second conductor of the first wafer, the second conductor of the second wafer, a second portion of the second dielectric material of the first wafer, and a second portion of the second dielectric material of the second wafer